



Silicom FPGA SmartNIC N6010

Product Description

The Silicom FPGA SmartNIC N6010 is a high-performance OEM hardware platform intended for hardware acceleration for mobile 4G and 5G Baseband Units or Distributed Units with two QSFP28 modules. It supports up to 4 100MHz carriers Radio Units via 4x 25G eCPRI/CPRI with SFP28 modules, as well as interfacing to a Grand master via QSFP28 at 10/25G.



The card is based on an Intel® AgileX AGFB014, which embeds a Hard Processor System (HPS) with four 64-bit Application Processing Units (ARM Cortex-A53) along with a powerful Programmable Logic part.

The design is set to work in ORAN LLS-C1 and C2 with the intention to be utilized with a 4G/5G IP stack interfacing at 3GPP functional split options 6 for CPRI or 7.2x for eCPRI.

The Silicom FPGA SmartNIC N6010 is supported by the Intel® Open FPGA Stack (IOFS). The Intel OFS FPGA Interface Manager (FIM) provides a common developer interface to both application and acceleration function developers and includes drivers, Application Programming Interfaces (APIs) and an FPGA factory image.


Silicom validates each FPGA SmartNIC N6010 to support large scale deployments requiring FPGA acceleration. This platform is targeted for market-specific acceleration in applications listed below.

Target Applications

- 4G/5G Acceleration & Integration (e.g., vRAN, O-RAN, UPF)
- NFV (e.g., Contrail, vCSR, MEC, SRv6, CN2) Multi-Access Edge Computing (MEC)
- Media Production (e.g., SMPTE ST 2110, NDI)
- VNF (e.g., IPsec, vFirewall)
- High-Performance Computing
- FinTech

Key Features

- Intel® Agilex® AGFB014 FPGA
- 2x100GbE / 8x25GbE / 4x25GbE / 8x10GbE
- PCIe gen4: x16
- 16 GB DDR4 Memory
- Time Sync: IEEE-1588 PTP and SyncE



Technical Specifications

Network Interface	
IEEE standard	IEEE 802.3 10GE, 25GE, 100GE
Interfaces	<ul style="list-style-type: none"> Physical interface: 2 x QSFP28/56 slots Supports QSFP28/56 modules with Multimode SR (850nm), single mode LR (1310nm), multimode LRM (1310 nm) Data rate: Each module 100G, 4x25G, 4x10G Support for SyncE
Interfaces	
Network	<ul style="list-style-type: none"> 2x100GbE, using QSFP28/56
Host	<ul style="list-style-type: none"> PCIe 4.0 x 16, Support for SMBUS

General Technical Specifications	
FPGA Details	Intel® Agilex™ AGFB014 <ul style="list-style-type: none"> 1.4M Logic Element Fabric Provides Ethernet or Ethernet and Common Public Radio Interface (CPRI) interface over QSFP28/56 ports P-Tile – Provides PCIe Gen4 x8 interface to the host Hard Processor System (HPS) DDR4 Memory controllers interfacing to the FPGA fabric Platform Management Communications Interface (PMCI) module
Configuration	<ul style="list-style-type: none"> Configuration flash can be made to support multiple boot images for automatic fallback to factory default image Upload of FPGA configuration to flash via PCIe Direct FPGA configuration via the onboard JTAG dongle
On-board Memory	<ul style="list-style-type: none"> 8 GB DDR4 memory, with ECC (2 channels) 8 GB DDR4 memory, without ECC (2 channels) 1 GB DDR4 memory for HPS 280 MB Flash memory for non-volatile storage
On-board Clock	<ul style="list-style-type: none"> PCIe clock: 100 MHz 8 output reprogrammable clock generator Supports network synchronization
Additional Board Support	<ul style="list-style-type: none"> On-board power and temperature sensors (via SMBus/I2C) FPGA controlled Link and Activity LED for each port. 2 for each QSFP28 Board status LEDs FPGA Reset via host I2C
Environment	<ul style="list-style-type: none"> Full height, ½ length 111.28 x 167.65 mm with bracket Storage temperature: -40 - 65°C -40 – 149°F Operating temperature (card inlet): -5 – 50°C, 23 – 122°F Operating humidity: 5 – 85% Hardware compliance: RoHS, FCC, CE
Power	<ul style="list-style-type: none"> Max 75W Passive cooling Power and temperature monitoring via SMBus/I2C
Manageability Features	<ul style="list-style-type: none"> Full card BMC solution host communication via SMBus (PLDM) FPGA image remote update capability Full security implementation using MAX10 FPGA as RoT
Networking	<ul style="list-style-type: none"> A configurable packet processor IP core Extensive configuration API Packet forwarding and bridging across network, main host and SoC Parsing, match and action operations Bandwidth rate limit

Time Synchronization	<ul style="list-style-type: none"> ▪ PTP: Yes, with PTP4L on x86 ▪ Support Sync-E/ 1588 standard ▪ PLL: ZL30793
Hardware Acceleration	<ul style="list-style-type: none"> ▪ SR-IOV, 256 virtual functions ▪ 32 physical functions
Software Support	<ul style="list-style-type: none"> ▪ Open FPGA Stack (IOFS) ▪ Contrail ▪ OVS ▪ SRv6 ▪ vFW acceleration ▪ 4G and 5G vRAN enablement package ▪ DPDK ▪ BBDev ▪ FlexRAN

Ordering Information	
FB2CG1@AGF14-A0S2	Silicom FPGA SmartNIC N6010 (base)

v1.4

www.silicom-usa.com

Silicom Ltd.
International Headquarters
14 Atir Yeda St.
Kfar Sava 4464323
Israel
Tel: (972)-9-764-4555

Silicom Connectivity Solutions Inc.
USA Office
6 Forest Ave, Paramus
New Jersey 07652
USA
Tel: 18004silicom (Toll Free no.)

www.silicom.dk

Silicom Denmark A/S
Poppelgaardvej 11
DK-2860 Soeborg
Denmark
Phone +45 46 32 74 55
contactus@silicom.dk